Abstract-This paper presents a fully integrated broadband low power high isolation subharmonic mixer. The proposed mixer achieves a double-balanced architecture by adopting a single-to-differential frequency-doubling technique, and improves port-to-port isolations. The mixer fabricated by tsmc 0.18 µm Mixed Signal CMOS process achieves maximum power conversion gain of 7.1 dB, input third-order intercept point (IIP3) of −6.9 dBm, input second-order intercept point (IIP2) of 33.5 dBm, and single side-band noise figure of −19.6 dB over the 2.3-5.8 GHz fourth generation of mobile phone communications standards (4G) frequency band. The LO-RF, LO-IF and RF-IF isolations are 82.8 dB, 66.5 dB and 62.3 dB, respectively. The measured power consumption is 2.95 mW at a 1.8 V power supply.
INTRODUCTION
Due to the popularization of mobile internet in recent years, academia and industry focus on high speed data transmission. Long Term Evolution release 10 (LTE-Advanced) and Worldwide Interoperability for Microwave Access (WiMAX) are the candidates for nowadays 4G system. The operating bands for LTE-Advanced and WiMAX are 698-3600 MHz and 2305-5850 MHz, respectively. WiMAX technology based on orthogonal frequency division multiplexing access (OFDMA) is specified in the IEEE 802.16m standard. Both of the two techniques supports different modulations, such as QPSK, 16QAM, and 64QAM. In the physical layer design, the two techniques adopt orthogonal frequency division multiplexing access (OFDMA) and discrete Fourier transform spread orthogonal frequency-division multiplexing (DFTS-OFDM).
In recent years, superheterodyne and direct conversion are two main architectures for modern receiver designs [1] [2] [3] [4] [5] [6] . Compare with the superheterodyne receiver, the direct conversion receiver (DCR) is the most attracting architecture to realize a high level of integration, the elimination of the off-chip filter, and system-ona-chip (SoC). Even though DCR has merits such as low cost, low power, and low complexity, it still suffers from several drawbacks: second-order distortion, flicker (1/f) noise, and DC offset. These drawbacks are the main design challenges of a DCR. In radio frequency (RF) receivers, mixers are important components which provide the frequency translation from RF signals to the intermediate frequency (IF) signals called "down-convert". DC offset of a mixer worsens the operation of the following stages. The main sources of DC offset are the leakages caused by the finite isolation between the local oscillator (LO) and RF ports of a mixer. A strong, nearby signal, including the receiver's own LO, can mix with itself down to zero IF (this is known as "LO self-mixing") and generate a DC level that appears as interference at the center of the desired band. Figure 1 illustrates the block diagram of the direct conversion receiver. There are three paths which denote different types of the LO self-mixing. The leakage of the LO signal reradiates from the antenna is shown in the path 1. The leaked LO signal may be reflected from buildings or moving objects and recaptured by the same antenna. Path 2 shows the recaptured phenomenon. The received power level can vary rapidly with fading and multipath reception and results in a time-varying or dynamic DC offset. Path 3 represents the LO leakage of the LO signal to the input of the low noise amplifier (LNA) and mixer. The LO leakage is difficultly mitigated by adopting filters [7] [8] [9] [10] . The leakage signal mixes with the LO signal and results in a constant DC offset [11, 12] . As a result, the DC offset will affect the DC operation point of the following stage circuits.
Up to now, lots of methods have been proposed to suppress DC offsets of the mixer due to the finite port-to-port isolation. A mixer adopting a frequency doubling stage at the output of the LO port to mitigate the LO self-mixing is also called "subharmonic mixer" [13] [14] [15] [16] . The subharmonic mixer is a compact architecture without additional DC offset calibration circuits. However, the revealed single-balanced architectures are still suffered from the lower isolation and narrowband operation issues. The poor isolation characteristic of the singlebalanced subharmonic mixer leads to DC offsets due to the large LO leakage and the 2 × LO frequency leakage. In this paper, a 2.3-5.8 GHz broadband mixer using a single-to-differential frequencydoubling technique is proposed. Section 2 of this paper describes the background between a single-balanced subharmonic mixer and the proposed mixer. Section 3 presents the measurement results of the mixer. Finally, conclusions in Section 4 are summarized. Figure 2 illustrates the conventional single-balanced subharmonic mixer [17] . M 1 and M 2 denote the LO frequency-doubling stage. M 3 and M 4 represent the class-A transconductor stage. M 1 -M 4 operate in the saturation region and the saturation current is given by
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where K is a constant depending on the technology and the transistor dimensions, n is an integer. Parameter θ approximately models source series resistance, mobility degradation because of the vertical field, and short-channel effects such as velocity saturation [18] . To derive the frequency-doubling effect, (1) is simplified as Figure 2 . Schematic of single-balanced subharmonic mixer.
where V gstn denotes the overdrive voltage, and A LO cos(ω LO t) represents the input LO signal. From (2), the drain currents of M 1 and M 2 are calculated by
The overall current I d is given by
where 2I D is the total DC current of M 1 and M 2 , i lo the LO small signal current, and I LO the LO offset current. From (6), the 2 × LO frequency signal is obtained. The IF frequency is demonstrated as
where ω IF , ω RF , and ω LO represent IF, RF, and LO frequency, respectively. According to (7), the subharmonic architecture can suppress the LO leakage due to half of input LO frequency. It also alleviates the specification of voltage-controlled oscillator (VCO) in the RF receiver design. However, owing to poor isolations between RF, LO and IF ports, the single-balanced architecture still suffers from LO leakage and the 2 × LO frequency leakage.
Double-balanced Subharmonic Mixer
The proposed broadband high isolation double-balanced subharmonic mixer adopting the single-to-differential frequency-doubling technique is depicted in Figure 3 . . The output impedance of the source follower stages, M 12 , M 13 , R 7 , and R 8 , are specified to 50 Ω for measurement purpose. However, the conversion gain will be reduced by the source follower stages.
MEASUREMENT RESULTS
The mixer was fabricated in tsmc 0.18 µm Mixed Signal CMOS RF technology. The operating band is from 2.3 GHz to 5.8 GHz. Because IF is fixed at 20 MHz and the proposed double-balanced subharmonic architecture, from (7), LO frequency is equal to
The input LO frequency is from 1.14 GHz to 2.89 GHz. Measurements of the differential RF/LO/IF signals were provided by coplanar Ground-Signal-Ground-Signal-Ground (GSGSG) 100 µm pitch onwafer probes measurement system based on the Agilent E4407B spectrum analyzer. The differential RF/LO signals were generated using the Anaren 180 • Balun. The single-ended IF signal was produced by the 180 • Mini-Circuits ZMSCJ-2-1 Balun. The supply and bias voltages are connected by three separate pads for probing through a conventional 7-pin DC probe. The losses of the probes and cables were calibrated by the PNA 5230A network analyzer. The active current of the mixer is about 1.64 mA from a 1.8 V supply voltage. Figure 4 illustrates the measured conversion gain versus LO power at 5.8 GHz. Measurement of different LO powers at 2.3 GHz, 3.5 GHz and 5.8 GHz are shown in Figure 5 . The LO power is 4 dBm to optimize the mixer performance. The simulated and measured conversion gains are illustrated in Figure 6 with RF varied from 2.3 GHz to 5.8 GHz. Owing to the process variation, there will be differences between the simulated and measured conversion gains. The maximum power conversion gain of the proposed mixer Conversion gain versus frequency. is 7.1 dB at 3 GHz. IIP2 and IIP3 of the mixer is calculated by using a two-tone testing. The frequency spacing in the two-tone test is set to be 250 kHz which is the channel spacing in a 4G system. The down-converted IF signals are at 19.875 MHz and 20.125 MHz, and the third-order intermodulation (IM3) distortions are at 19.625 MHz and 20.375 MHz, respectively. The extrapolation plot of IIP3 is illustrated in Figure 7 and the IIP3 is −9.9 dBm at 3.8 GHz. Figure 8 represents the simulated and measured IIP3 versus input radio frequency. The second-order intermodulation (IM2) distortions is at 250 kHz. Figure 9 shows an extrapolation plot of IIP2 at 3.8 GHz, the maximum IIP2 is 33.5 dBm. The measured IIP2 at various input frequency is shown in Figure 10 . The proposed mixer demonstrates superior IIP2 from 2.3 GHz to 4.3 GHz. Due to the variation of the parasitic capacitance, Metal-Insulator-Metal (MIM) capacitance, and inductance, IM3 and IM2 are suppressed from 3.5 GHz to 4 GHz. Therefore, IIP3 and IIP2 will increase.
In the LO/RF, LO/IF, and RF/IF isolation measurements, the IF balun needs to be replaced with Anaren 180 • Balun due to the operated frequency limitation and measurement accuracy. Figure 11 illustrates the LO-RF and LO-IF isolation characteristic versus LO frequency. Due to the device mismatch, the difference of routing length, and S22 variation of the LO port, the LO-RF isolation increases from 1.8 GHz to 2.3 GHz, respectively. The LO-to-RF isolation is better than 66.4 dB, and the LO-to-IF isolation is higher than 58.7 dB from 2.3 GHz to 5.8 GHz. Figure 12 shows the 2 × LO-RF and 2 × LO-IF isolation characteristic alongside the various 2 × LO frequencies. The minimum 2 × LO-to-RF and 2 × LO-to-IF isolation characteristic are 60.5 dB and 56.9 dB, respectively. Figure 13 represents the RF-IF isolation characteristic versus LO frequency. The overall measured isolation of the proposed mixer demonstrates excellent performance over previous SHMs [19] [20] [21] [22] [23] . The chip micrograph of the mixer is depicted in Figure 14 . It occupies a compact area of 1.33 × 1.24 mm 2 . All passive components are implemented on a chip. The symmetrical placement and routing can reduce the magnitude mismatch and phase Table 1 summarizes the experimental results of the proposed mixer. The proposed mixer reveals excellent properties of the portto-port isolation and lower power consumption. 
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